ERC, PERC, Soft Checks

ERC (Electrical Rule Check), PERC (Physical Rule Check), and SOFT CHÉCKS (Soft Checks) are all key verification stages conducted during the design process to assure the accuracy and dependability of integrated circuits in the field of VLSI (Very Large Scale Integration).

ERC (Electrical Rule Check) :-

ERC is a verification process that focuses on the electrical aspects of the design. It entails inspecting the circuit's connectivity and electrical qualities to ensure that it complies with specified design regulations and recommendations. ERC detects possible problems such as short circuits, open circuits, floating nodes, inappropriate power connections, high capacitance, and insufficient spacing between circuit elements. Designers can detect potential electrical flaws that could lead to circuit breakdowns or performance deterioration by running an ERC.

PERC (Physical Rule Check) :-

PERC is a verification process that focuses mostly on physical design rules. It ensures that the circuit architecture adheres to certain geometric and manufacturing limitations. PERC inspects the chip for breaches such as minimum width and spacing requirements, overlapping or encroaching layout features, faulty transistor alignment, wrong through utilization, and other physical flaws that could compromise the chip's manufacturability or reliability. Designers can identify and correct physical design problems before the fabrication process by running a PERC.

SOFT CHÉCKS (Soft Checks) :-

SOFT CHÉCKS are additional design rule checks that are customized to a certain design or technology. These checks are not always required, but they are frequently carried out to enforce additional norms or limits that are necessary for a certain design or manufacturing process. They are referred to as "soft" checks since they are not generally applicable and may differ depending on design needs or foundry standards. Specific power network requirements, customized design criteria, or technology-specific tests for complex circuits are examples of soft checks.

To summaries, the ERC, PERC, and SOFT CHÉCKS verification procedures are all critical in VLSI design. ERC guarantees that the circuit is electrically correct, PERC confirms that the physical layout adheres to design criteria, and SOFT CHÉCKS include extra tests customized to specific design or manufacturing requirements. These verification methods work together to reduce errors, improve design quality, and ensure successful integrated circuit production.

Comments

Post a Comment

Popular posts from this blog

Logic Synthesis

Image
Logical Synthesis:- Synthesis is the process that converts a RTL into a technology specifying gate-level netlist, optimized for a set of pre-defined constraints. Inputs- rtl design, std. cell library and a set of design constraints Output- a gate-level netlist, mapped to the std. cells library (.lib file) Note: For fpga's: lut, flip flops and RAM blocks are been obtained and given as the inputs in the further steps. Hopefully, it is also efficient in terms of speed, area, power, etc.                                                                                                figure 1 What is Logic Synthesis?                        ...
Read more

TCL Scripts

  1. TCL Scripts for Physical Design/Tcl_Proc_find Duty Cycle_Frequency_Period from SDC.tcl # Version:1.0 proc DCFTP {in} { set inf [ open " $in " r] while {[ gets $inf line] >= 0} { if {[ regexp -all "period*" $line m] | [ regexp -all "waveform*" $line n]} { set x [ regexp -all {[^period*]+\w+\w+[*.0]+\w} $line match2 ]; puts " Time Period: $match2 ns " puts " Frequency : [ expr 1/ $match2 ] GHz " set y [ regexp -all {\w[^0.]+[*.0]\w} $line match3 ]; # puts "$match3" ; set D [ expr [ lindex $match3 1]/ $match2 ] # set y [regexp -all {\d[^0.]+[*.0]\d} $line match3 ]; set y [ regexp -all {\d[^waveform]+[*.0]\d} $line match3 ]; puts " $match3 " ; set e [ expr [ lindex $match3 0]+[ lindex $match3 1]] set D [ expr $e / $match2 ] puts " Duty Cycle: [ expr $D *100 ] % " break } else {} } # close...
Read more

ASIC Block level PD flow

 Since a synthesis netlist is provided to us to further start with the PD flow. Flow- 1. Design Import:- A stage where we read and required all the inputs like design-wise IPs, IP-wise IPs, Technology wise IPs, etc that we get either from the top-level designer or from the manager level. create_lib or mw_lib   viz a database where it got to be saved related to our design. 2. Sanity Checks:- It possesses the design checks, timing checks, etc to verify that is their any issues occurring or not because if any kind of error or issues seen or checked over here needed to be resolved here only otherwise it may lead to problems in further steps. This sanity checks usually verify the SDC, netlist/design (as a check_netlist or check_design ), or can also be checked by report_timing also (in the sense of timing if wanted). It also checks the logical library (.lib) and Physical Library (lef)  using the command check_library.          (a) Netlist check- [che...
Read more